




implementar a verilog

1) Definir modulo modulo_nombre (señales entrada, salida)
end module

Escritura código a mano

```
module prueba (init, clk, data_tx, par, done)
```

```
input clk;
```

```
input init;
```

```
input data_tx [7:0];
```

```
output par [1:0];
```

```
output done;
```

```
wire w_ldrst;
```

```
wire w_sh;
```

```
wire w_inc;
```

```
wire w_z;
```

```
wire [3:0] w_counter;
```

```
wire [15:0] w_data;
```

```
Comp comp() in1.(data) out1.(z)
```

```
Assign par = data(0)
```

```
Count count() (clk(clk).reset(ldv).reset.inc(inc).count(count)
```

```
PP PP() clk(clk).LD(LDRST).SH(SH).out.sh(data)
```

```
ctrl ctrl() clk(clk).init(init).z(z).LD(LD).SH(SH).inc(inc).done(done)
```